Five-stage pipelined CPU for Field Programmable Gate Arrays

Using Xilinx, created a CPU in a MIPs assembly language with Instruction Fetch, Instruction Decode, Execution, Memory Access, and Write Back stages designed to pipeline such that a new instruction is entered every cycle to maximize efficiency of the CPU. The CPU is able to thus run instructions such as mathematical operations and memory reading and writing as programmed.